PDF | FPGA technology has been widely used for many application areas such as high throughput on-chip IO interfacing. One key factor for. AMBA AHB-Lite addresses the requirements of highperformance synthesizable . AMBA AHB-Lite protocol is designed for high-performance. AMBA AHB implements the features required for high-performance, high clock frequency systems Even though the arbitration protocol is fixed, any arbitration .

Author: Mojar Guzahn
Country: Reunion
Language: English (Spanish)
Genre: Politics
Published (Last): 17 August 2007
Pages: 153
PDF File Size: 9.52 Mb
ePub File Size: 16.76 Mb
ISBN: 116-8-59283-939-6
Downloads: 39530
Price: Free* [*Free Regsitration Required]
Uploader: Fer

It facilitates development of multi-processor designs with large numbers of controllers and peripherals with a bus architecture.

ARM AMBA 5 AHB Protocol Specification

Since its inception, the scope of AMBA has, despite its name, gone far beyond microcontroller devices. These protocols are today the de facto standard for amga processor bus architectures because they are well documented and can be used without royalties.


An important aspect of a SoC is not only which components or blocks it houses, but also how they interconnect. AMBA is a solution for the blocks to interface with each other. The AMBA specification defines an on-chip communications standard for designing high-performance embedded ahg. It is supported by ARM Limited with wide cross-industry participation. The timing aspects and the voltage levels on the bus are not dictated by the specifications.

AXIthe third generation of AMBA interface defined in the AMBA 3 specification, is targeted at high performance, high clock frequency system designs and includes features that make it suitable for high speed sub-micrometer interconnect:. rpotocol

A simple transaction on the AHB consists of an address phase and a subsequent data phase without wait states: Access to the target device is controlled through a MUX non-tristatethereby admitting bus-access to one bus-master at a time. This subset simplifies the design for a bus with a single master. Protocl is designed for low bandwidth control accesses, for example register interfaces on system peripherals.


This bus has an address and data phase similar to AHB, but a much reduced, low protocl signal list for example no bursts. From Wikipedia, the free encyclopedia.

ARM AMBA 5 AHB Protocol Specification

Technical and de facto standards for wired computer buses. Interfaces are listed by their speed in the roughly ascending order, ptotocol the interface at the end of each section should be the fastest.

Retrieved from ” https: Computer buses System on a chip. Views Read Edit View history. This page was last edited on 28 Novemberat By using this site, you agree to the Terms of Use and Privacy Policy.